Abstract. The High-Luminosity LHC (HL-LHC) is planned to start its operation in 2026 with an instantaneous luminosity of 7.5×10 34 cm −2 s −1 . Studies with data taken by ATLAS indicate that the upgraded first level trigger with fast tracking for HL-LHC can reduce the rate of a single muon trigger by 25% for the pT threshold of 20 GeV while maintaining similar efficiency. First prototype of the ATLAS Thin Gap Chamber frontend board has been developed with most of the functions required for HL-LHC implemented. Performance of data transfer has been demonstrated with charged particle beams at the CERN SPS beam facility.
Introduction
The High-Luminosity LHC (HL-LHC) experiments [1] are planned to start in 2026 to explore new physics by direct search for new particles and more precise measurements of Higgs couplings. There are two upgrade phases toward HL-LHC for the ATLAS experiment [2] . The Phase-I upgrade is planned for 2019-2020. The Phase-II upgrade is planned for 2024-2026. The detector and electronics design for the Phase-II upgrade is being established. The HL-LHC will provide an instantaneous luminosity up to 7.5 × 10 34 cm −2 s −1 . In order to take full advantage of HL-LHC, the current trigger and readout electronics need to be replaced by new ones for a higher rate of the first level trigger (1 MHz). Sophisticated trigger algorithms will be introduced.
Overview of the first level muon trigger for HL-LHC
At the beginning of the ATLAS experiment, single trigger detectors were used for the first level muon trigger, Resistive Plate Chambers (RPCs) in the barrel region and Thin Gap Chambers (TGCs) in the end-cap region. For the HL-LHC, other detectors will also be used in combination to improve the momentum resolution of the muon trigger [3] . In the barrel region, RPC, Monitored Drift Tubes (MDTs) and hadron calorimeters, so called Tile Calorimeters (TileCals), will be used. Additional RPCs will be installed in the inner layer to improve the acceptance. In the end-cap region, TGCs, RPCs, MDTs, TileCals and New Small Wheel (NSW) [4] will be used. NSW will be introduced at the Phase-I upgrade. It consists of micro-mesh gaseous structure (Micromegas) and smallstrip TGCs. In addition the TGC and RPC algorithms will be renewed at the Phase-II upgrade to improve the momentum resolution. This report focuses on the TGC trigger upgrade.
Upgrade of the end-cap first level muon trigger
The original end-cap first level muon trigger is based on the Big Wheel TGC (Fig. 1) . TGC is a multi-wire proportional chamber operated in a saturated mode [5] . Signals from the anode wires and the strips, arranged in orthogonal directions, provide two-dimensional position measurements. Coincidence of hits in the second and the third TGC stations defines a pivot, and the position of the hit coincidence in the first station is compared to that of the pivot. The difference between the hit positions in the first station and the pivot (equivalent of IP pointing angle) provides the information on p T . When the difference is smaller than a predefined range (p T threshold), a trigger is issued. After the Phase-I upgrade, segments are provided from NSW with an angular resolution of 1 mrad. In the trigger system for HL-LHC, in addition to NSW, TGC also provides the segments as shown in Fig. 1 using an improved algorithm. The trigger decision is made with the deflection angle (β) between the NSW and TGC segments. The angle measurement provided by NSW and TGC improves the p T resolution with respect to that before the Phase-II upgrade and suppresses the events including muons with the momentum below the threshold. The trigger rate of the single muon trigger with 20 GeV threshold is expected to be reduced by 25% for the end-cap region while maintaining similar efficiency [3] . 4 End-cap muon trigger electronics for Phase-II upgrade
Overview of the electronics
Block diagram of the end-cap muon trigger electronics for the Phase-II upgrade is shown in Fig. 2 . TGC signals are amplified and discriminated by the amplifiershaper-discriminator (ASD) boards and fed into the frontend boards. The PatchPanel ASICs (PP-ASICs) on the frontend board align the timing of the hits compensating for difference in cable length and time of flight. A frontend board transmits the hit pattern data of 256 channels (fixed length) to the off-detector electronics. Taking into account 64 bits of headers and trailers and 8b/10b encoding, the frontend board is designed to transfer hit data by two optical fibers, each of which manages the transfer rate of 8 Gbps. In addition to data transmission, the FPGA on the frontend board controls the timing parameters of the PP-ASICs and the ASD discriminator threshold. The trigger processor in the trigger and readout board reconstructs TGC segments and selects the muon candidate based on the TGC and NSW segments. The MDT trigger processor receives the information from the trigger processor and then provides more precise transverse momentum measurements. The trigger and readout board receives the signals from the MDT trigger processor and sends the trigger decision to the central trigger system. 
Prototype of the frontend board
A prototype of the frontend board for HL-LHC is fabricated and tested (Fig. 3) . This board has eight PP-ASICs, DACs and ADCs for the ASD threshold setting and monitoring, and an FPGA for the data transfer and control. This board can transmit the data with a maximum bandwidth of 40 Gbps including 24 Gbps for debugging and receives the LHC clock and reset signal using copper cable. The data are transferred to the trigger and readout board via two optical fibers. The prototype board has also an ethernet connector for debugging. The bit error rate of the high-speed data transfer was measured using Xilinx's IBERT [6] . In this test, the prototype board transfers the data by 8 Gbps per lane. The measured bit error rate is less than 1.3 × 10 −16 corresponding to less than one error for five-day operation of single board.
A full TGC readout chain with the prototype of frontend board has been tested using charged particle beams at the H8 beam line in CERN. The frontend board has shown stable data transfer with 2 × 8 Gbps during the beam test period. The data are readout by a trigger and readout board developed for the Phase-I upgrade. The hit efficiency was evaluated to be almost 100% in the sensitive area of TGC, which indicates the validity of the transferred data.
Additionally, the ASD threshold controlling and monitoring based on FPGA have been demonstrated successfully. The basic functionalities of TGC frontend board are proven to work fine.
• Concept of sending hit data, controlling the Patch-Panel (PP) ASIC and ASD threshold, and using universal module for all TGC chambers will remain in the final design. 
Conclusion
In order to cope with the higher event rate at HL-LHC, the TGC trigger and readout electronics is planned to be upgraded. The first level single muon trigger rate is expected to be reduced by 25% in the end-cap with respect to the rate before the Phase-II upgrade by an improved momentum resolution. A prototype of the TGC frontend board for the HL-LHC has been developed. The bit error rate of the high-speed data transfer was less than 1.3 × 10 −16 . In addition, a full TGC readout chain with the prototype frontend board has been demonstrated using charged particle beams.
